[1]
R. M. Upadhyay, R. K. Chauhan, and M. Kumar, “Performance Evaluation of Efficient Low Power 1-bit Hybrid Full Adder”, ADCAIJ, vol. 11, no. 4, pp. 475–488, Jun. 2023.